

Package-on-Package (PoP), warpage, and Reliability

Titu-Marius I. BĂJENESCU

C. F. C., La Conversion, Switzerland
tmbajenescu@bluewin.ch

Abstract

After a short overview of microelectronic packaging, the PoP – which allows vertically combining discrete logic and memory BGA packages – is presented. It allows multi-chip packages to be integrated for greater space savings on the printed circuit board (PCB). Instead of occupying multiple flat surface areas on the PCB, this allows the components to stack up much like a high-rise building. The paper is intended to inform the non-PoP technologists, researchers and decision makers about PoP reliability and some PoP actual problems.

Keywords: Microelectronic packaging, warpage, PoP reliability, PoP trends, 3D, SoC.

References:

- [1] Tummala, R. R., Fundamentals of Microsystems Packaging, McGraw-Hill, New York, 2001
- [2] Hillman, C., and Kong, R., “Quality and Reliability Challenges for Package-on-Package”, http://www.dfrsolutions.com/uploads/white-papers/WP_POP.pdf.
- [3] Zhao, J. et al., “Effects of Package Design on Top PoP Package Warpage”, Proc. of IEEE 2008 Electronic Components and Technology Conference, pp. 1082-1088.
- [4] Dreiza, M. et al., “High Density PoP and Package Stacking Development”, Proceedings of ECTC 2007. <http://ecadigitallibrary.com/pdf/57thECTC/s31p11jd.pdf>.
- [5] Yochida, A. et al., “A Study on Package Stacking Process for PoP”, Electronic Components and Tech. Conf. (ECTC), May 2006, San Diego, CA.
- [6] Rinebold, K., “Concurrent Planning and Feasibility for Efficient Package-on-Package (PoP) Design”, <http://www.sigrity.com/papers/2009/Concurrent%20PoP%20Design%20May%202009.pdf>
- [7] Hillman, C., “Next Generation Technologies in Electronic Packaging and Production”, http://www.dfrsolutions.com/uploads/courses/2010_Nistec_Next_Gen.pdf.
- [8] TechSearch International Inc., “Advanced Packaging Update: Market and Technology Trends”, March 2008.
- [9] Vardaman, E. J., “Drivers for IC Packages Development”, TechSearch International.
- [10] Carson, F., “Innovations Push Package-on-Package into New Markets”, Semiconductor International, April 2010. www.statschippac.com/.../Semiconductor_Intl_PoP_April_2010.ashx.
- [11] Hillman, C., and Kong, R., “Quality and Reliability Challenges for Package-on-Package”, http://www.dfrsolutions.com/uploads/white-papers/WP_POP.pdf.
- [12] Thomas, J., “Industry Trends Driving Need for Warpage/Flatness Specifications”, [http://www.akrometrix.com/whitepapers/Industry%20Trends%20\(US%20Tech%20Version\).pdf](http://www.akrometrix.com/whitepapers/Industry%20Trends%20(US%20Tech%20Version).pdf).
- [13] Zwenger, C., et al., “Next generation Package-on-Package (PoP) Platform with Through Mold Via (TMV) Interconnection Technology”, IMAPS Device Packaging Conference, Scottsdale, Arizona, March 2009.

- [14] Smith, Lee, “Package-on-Package: The Story Behind this Industry Hit”, Semiconductor International, June 2007.
- [15] Bath, J., et al., “An Investigation into the Development of Lead-Free Solder Paste for Package on Package (PoP) Component Manufacturing Applications”,
- [16] Kwak, H., and Hubing, T., “An Overview of Advanced Electronic Packaging Technology”, <http://www.cvel.clemson.edu/pdf/CVEL-07-001.pdf>.
- [17] Bâzu, M., and T. Băjenescu, Failure Analysis – A Practical Guide for Manufacturers of Electronic Components and Systems, Wiley, Chichester and New York, 2011.
- [18] * * * Package on Package, http://en.wikipedia.org/wiki/Package_on_package.